Mixed reality (MR) applications are expected to become common when 5G goes mainstream. However, the latency requirements are challenging to meet due to the resources required by video-based remoting of graphics, that is, decoding video codecs. We propose an approach towards tackling this challenge: a client-server implementation for transacting intermediate representation (IR) between a mobile UE and a MEC server instead of video codecs and this way avoiding video decoding. We demonstrate the ability to address latency bottlenecks on edge computing workloads that transact graphics. We select SPIR-V compatible GPU kernels as the intermediate representation.
I. INTRODUCTION
Fifth Generation (5G) is expected to introduce new user equipments (UEs), which use the low-latency aspects of the new wireless standard. In literature, typical examples include hands-free, eyes-on user interfaces such as mixed reality (MR) devices. MR devices combine the pass-through capabilities of head-mounted displays (HMDs) to project holographic content to the users' visual periphery, as seen either through the virtual reality (VR) HMDs front-facing cameras or through translucent screens of augmented reality (AR) HMDs. At present, MR experiences are achievable via commercial offthe-shelf (COTS) hardware when utilizing hardware meant for gaming or other graphics-heavy applications.
However, the envisioned 5G devices have small form factors and hence cannot use such hardware. This challenge can be tackled with multi-access edge computing (MEC) and its new low-latency edge computing capabilities. In MEC, computation offloading is executed on a mobile network operator (MNO) server in the immediate periphery of the serving base station. Leveraging such MNO-maintained edge computing infrastructure paves the way for the practical guarantees via which the 5G devices could rely on the cellular infrastructure for computation. Coincidentally, this would result in a way to make the UEs small. Yet, despite such MEC-dependent hardware being often envisioned, empirical studies in realizing such devices are rare, especially considering latency deadlines. This is the accepted version of the work. The final version will be published at the 2nd 6G Wireless Summit (6G SUMMIT), March 17-20, Levi, Finland, 2020.
Due to the lack of such empirical research, we hereby present such in this paper: we demonstrate an approach that addresses the end-to-end (E2E) latency between the MEC server and the mobile UE.
For MR applications, MECs can be used to create graphcis for UEs. In general, our method to reduce latency questions whether MEC applications should remote graphics via video codecs, as the current cloud computing equivalents do [1] . While these video streaming services, such as Google Stadia, work with home-network fiber connections, previous studies [2] show mobile UEs having a latency problem with video codec decoding. Here, the UE must decode and render video frames while maintaining a low-latency and reliable cellular connection. According to Kämäräinen et al. [2] , the decoding process takes longer than what is required to achieve a realtime (i.e., 60 frames per second (FPS)) computation offloading. This implies latency bottlenecks for the envisioned 5G applications.
Our contribution is removing this bottleneck with intermediate representation (IR). We leverage the interoperability of the Vulkan graphics application programming interface (API) and the SPIR-V IR via a remote procedure call (RPC) interface between UE and MEC server. Applications can be run at 60 FPS on UEs with a lightweight form factor because realtime graphics can be offloaded to MECs without the need for decoding video frames. The cold-start times of the graphics processing unit (GPU) kernels on both UE and MEC are on a millisecond scale, which enables migrating applications in real-time, possibly even during a single frame refresh.
The rest of the paper is structured as follows: Section §II introduces 5G networks and GPU domain-specific languages (DSLs). Section §III reasons our chose of GPU DSL and API. Section §IV presents the implementation and results, and §V and §VI the discussion and conclusions, respectively.
II. BACKGROUND A. Latency in Multi-Access Edge Computing
5G cellular networks include the European Telecommunications Standards Institute (ETSI) standardized MEC paradigm, which places orchestrated cloud computing resources within the local radio access network (RAN), hosted by a MNO. As such, MEC introduces a new way to optimize service latency: MNOs may design networks in which third-party middleboxes are avoided, and network hops reduced. These kinds of topology optimizations facilitate guarantees for latency, jitter, and throughput, as network requests need not traverse beyond the local area network of the RAN. Further, knowledge about the physical network design can be leveraged for purpose-built communication stacks and other optimizations. For example, user datagram protocol (UDP)-based protocols like quick UDP internet connections (QUIC) perform better in such networks, as less port punch-holing is required for the lack of legacy network equipment suppressing packet flow and delivery.
In the MEC paradigm, latency can be decomposed into the following general categories: (1) access delay, which is physics bound, (2) device delay, which concerns the UE, and (3) server delay, which is the RAN infrastructure. Together, these factors form the E2E latency. Below, we further define the particularities of each category.
1) Access delay: In RANs, packet delivery is specified to happen within 0.5 ms for downlink and 0.5 ms for uplink. Here, the latency is the time it takes to deliver an application layer packet from the radio protocol layer 2/3 SDU ingress point to the radio protocol layer 2/3 SDU egress point via the radio interface in both uplink and downlink directions. According to specifications [3] , this assumes error-free conditions, and utilizing all assignable radio resources for the corresponding link direction. As the 0.5 ms latency deadline consists of a physics-bound air interface rather than softwarebound limits, it could be considered the baseline latency for any higher-order communication, such as anything happening via the MEC.
2) Device delay: For offloading graphical end-user applications, some physical constraints must be considered, such as Vestibulo-Ocular Reflex (VOR) with MR applications. Here, applications regarding the VOR need a screen refresh rate of 120 Hz, which leaves 1000ms ÷ 120 − 1ms = 7.33ms of overhead to spend on the device delay, i.e., for processing on the UE. This time-window must then contain the (1) input, (2) rendering, (3) display, (4) synchronization, and (5) framerate-induced delay [2] , [4] . As such, this part of the roundtrip is arguably the most challenging of the three. Coincidentally, the device delay is the main focus of our study.
3) Server delay: What is left from device delay (i.e. from 7.33 ms) can then be spent on server delay, which occurs in the wired RAN backbone. We define this latency as the time it takes for the roundtrip packet delivery from the base station, first to the evolved packet core (EPC), and finally to the MEC server. With MEC, the software in the environment is specified to be virtualized and orchestrated, hence, the virtualization approach is an important piece to achieve low-latency. For transacting low-latency computation or graphics, the MEC infrastructure should also account for low-latency cold-start times. The cold-start times are relevant in case the quality of the cellular connectivity decreases, and the UE would need to start the same program on its hardware. The same applies for migrating software between the MEC servers, and is useful in radio-handovers: when the cellular network decides to move a UE from a serving base station to another, the MEC orchestrator needs to either pre-emptively or proactively move the current session to a MEC server closer to the new base station to optimize latency. In our previous study [5] , we observed it takes seconds to proactively move a containerbased session managed by Kubernetes from a MEC server to another. Yet, for high-quality end-user experiences, this migration time would most certainly need to be fast enough to be imperceptible.
B. GPU Programming
GPU shaders are, in general, programs containing instructions that produce output to a framebuffer. The framebuffer is then used to render graphics onto a monitor. GPUs cores can also be used for other parallel workloads than graphics, e.g., for matrix multiplications. This so-called general-purpose computing on GPUs (GPGPU) paradigm has recently become a powerful tool in accelerating various parallel applications, e.g., machine learning and cryptocurrency mining. In general, to utilize the GPU for graphical or general computation, the GPU has to be given some form of IRs. Table I presents GPU APIs which consume IRs, and their supported programming approaches. Here, kernels, which are compilation targets, (1) cannot produce video output, (2) are platform-or API-specific, and (3) presented as part of an existing programming language. E.g., OpenCL C uses compiler extension pragmas to translate subset of C into GPU instructions. Such instructions are then consumable via the OpenCL API and the platforms that support it (see : Table II ). Shader languages, on the other hand, can do both graphics production and GPGPU. With shader languages, e.g., GLSL, the IR is platform-and APIindependent, but computations must be expressed in graphics terms like vertices, textures, fragments, and blending. As a result, the heterogeneity of traditional programming languages is lost, and shaders must be coded in their own language. Such a graphic-centric programming method is unwelcoming to programmers.
To reduce learning-curve, DSLs have been introduced to make GPUs more accessible. Some of these DSL's, such as Futhark [6] are complete programming languages, while others, e.g., RLSL [7] , rely on existing programming environments and languages. Common to both, the projects aim to simplify GPU programming by hiding away chores like shader language selection, generation, compilation, and the communication between the GPU and the CPU inside the language compiler. In this work, we use shaders written in GLSL. For refined access to the graphics pipeline, we leverage the Vulkan GPU API. In our tests, the Vulkan API wrapper compiles the GLSL shaders to SPIR-V during runtime. This is required as Vulkan only supports SPIR-V IR natively.
III. SYSTEM FRAMEWORK A. Prior Art
Vulkan and SPIR-V are supported by some GPGPU DSLs, such as the aforementioned RLSL [7] and Futhark [6] , [8] . RLSL is based on Rust programming language and extends its mid-level intermediate representation (MIR), whereas Futhark is a standalone language. Further, studies such as [9] , [10] remark Vulkan as promising cross-platform GPGPU computing. Yet, none of these approaches address the idea of using kernel interoperability to transact graphics or reduce cold-start times in the area of telecommunications and the MEC.
B. Study focus
In this study, we focus on interoperability and, with that, on E2E latency reduction for graphics. We consider reducing the latency of general-purpose computing as well, hence we mean with interoperability that any edge computing workload done on-device on the UE should be possible on the MEC asis, with the same source-code, and vice-versa. Hence, every platform-specific compilation target is out of the question. Per Table I , the APIs are limited to OpenGL, OpenCL, and Vulkan. As Table II demonstrates, Vulkan is the only GPU API with native support for desktop GPUs and mobile platforms such as Android and iOS. Thus with Vulkan, the MEC could use Nvidia's and AMD's GPUs, while having a single IR compatible with the UEs, which might use, e.g., Mali GPUs. In other words, using Vulkan fulfills our focus on platform interoperability. To achieve this, Vulkan only supports SPIR-V natively. However, support of GLSL and OpenCL C can be achieved through separate compilers, which then produce SPIR-V IR. As GLSL can represent both compute and graphical applications, it is a fitting choice to create applications to be compiled into SPIR-V. 1) Vulkan: Vulkan also satisfies mobile edge computing needs well due to its ground-up design towards multithreading: parallelizable workloads such as rendering, mapreduction, and machine learning can be done in an efficient manner. Vulkan achieves this by having a static global state, no driver synchronizations, and by separating work generation from work submission. Compared to other GPU APIs, Vulkan is lower-level, making it possible to maximize the performance of both mobile and server hardware. The performance advantages do not come free: the programmer must handle resources, synchronization, memory allocation, and work submission. Also, with Vulkan, error checking, state validation, and shader compilation are separate tools. The tools are left out from application deployments, which reduces system overhead [11] .
2) SPIR-V: SPIR-V is a simple binary intermediate language for graphical shaders and compute kernels. Its goals include: (1) providing a target-language for new front ends for novel high-level languages, (2) low-level enough to require a reverse-engineering step to reconstruct source code, and (3) improve portability by enabling shared tools to generate or operate on it. All results of intermediate operations are strictly static single assignment form. In this study, SPIR-V is an instrumental part of the research, as it enables a single, both compute and shader supporting IR, to be shared as-is between a UE and MEC server [12] .
IV. IMPLEMENTATION AND RESULTS
Tests were measured on COTS desktop architecture using Nvidia RTX 2080 on Windows 10 and on ARM-architecture using Nvidia Jetson TX2 and Ubuntu 18.04. In both cases, the Vulkan version used was 1.1.97. We consider the RTX 2080 to demonstrate a MEC server hardware and the Jetson TX2 that of UE's. The software implementation for the tests 1 used Rust and Vulkano [13] library, which implements a Vulkan API wrapper. With Vulkano, we used GLSL shaders, which Vulkano compiles to SPIR-V during runtime.
In the first experiment, we measured framebuffer generation times for a simple graphics application, with the results presented in Table IV . This is the case of transacting IRs between UE and MEC and hence avoiding video decoding. The baseline shows draw times with video decoding on the UE. We measured that over 1000 executions, the 99th percentile latency on the RTX 2080 was of 2.2 ms, and the mean latency was 0.39 ms. On the Jetson, the 99th percentile latency was 1.2 ms, and the mean latency was 0.60 ms. We note that the smaller variance on the Jetson might be explained by the system on chip (SoC) design of the computer and by software differences between ARM-based Linux and desktop Windows 10. [2] In the second experiment, we measured cold-start times of a GPU compute kernel, with the results presented in Table  IV . Here, we did 64k integers multiplication. The idea was to see the latency it takes to start an arbitrary GPU program and copy those results to the CPU. In specific, we measured the time it takes to dispatch a command buffer to the GPU, and then execute, synchronize, and copy those results back to the CPU. In this regard, we found that for general usage of our proposed approach, a RPC protocol should be in place, which orchestrates program loading and buffer preparation. Now, the results indicate the time it takes for an application to be continued after it has been migrated form a UE to a MEC server, vice versa, or between two MEC servers. Assuming this, we measured that over 1000 executions, the 99th percentile latency on the RTX 2080 was 1.4 ms, and the mean latency was 0.7 ms. On the ARM-based Jetson, the 99th percentile latency was 4.3 ms, and the mean latency was 1.8 ms.
V. DISCUSSION
We observed microsecond redraw times for graphics, hence the approach presented in this paper supports running graphics applications at high frame rates. Second, we observed coldstart times of millisecond scale for compute kernels, hence our approach can be used to reduce application migration time from seconds to milliseconds. In our previous study [5] we used containers and learnt that it takes seconds to proactively move a container-based session managed by Kubernetes from a MEC server to another.
Generally, we consider direct communication of GPU IRs and the parameters of such, as shown in Fig. 1 , as an interesting approach to reduce device latency. As shown in the figure, this approach can be used to handle network disruptions as well: the UE can compile, produce or store shaders indicating a disconnection to MEC's data services. Until the connection has been re-established, the UE could show the latest but out-ofsync data on-screen, and thus provide degraded yet functional application experience to the user. Regarding rendering in general, compared to a video-based approach [2] , per the working principle of Fig. 1, such the need to spend 8.3 ms in video decoding. Secondly, on bandwidth, irrespective of the resolution used on the UE, the SPIR-V IR representation remains constant size. This is because the pixels density can be left to be decided (and thus be dependent) by the UE. Only the location relative to the screen bounds, and the geometry of the graphics is communicated, not its fidelity. In general, shaders to draw basic shapes, like rectangles, takes only kilobytes of data with SPIR-V. Our insight is that basic shapes could be enough for basic user-interfaces for MR applications, such as what we used in our previous study in MEC-dependant MR UE [14] . That is if complete virtual surroundings need not be created, but instead merging augmented layers with the physical world, then we stipulate that the useful applications could be built following (e.g., Fig. 2 ) which focus on communication with physically close-by humans and devices. Such applications could be, e.g., smart living environments, where switches made of simple shapes are illuminated if the UE is pointing to some physical object. In addition to the graphics use-case, it might be viable to run certain network function virtualizations (NFVs) in an accelerated manner this way. As starting the computing kernels is measured in milliseconds, NFV operating this way would have low application migration time since the disk and network-restricted execution environment of GPUs might not require virtualization efforts for data protection. Similarly, it might be viable to run certain edge computing applications for UEs this way. We envision such applications having a higher quality of service than container-based approaches, due to the low downtime in case the edge application must be migrated to a new node, or possibly taken over by the UE in the case Future research includes distilling the presented GPU-based approach into a DSL. Because SPIR-V is designed to suit new experimental languages [12] , we deem a DSL as a workable extension to our work. Such DSL could focus on addressing the unique challenges of either the edge-graphics-applications or the general computation problems for NFV.
VI. CONCLUSION
In this study, we considered the feasibility and technical challenges of using interoperable GPU kernels to reduce latency in MEC of 5G cellular networks. We conclude that software-wise, prerequisites for nurturing the paradigm exists. However, software rearchitecting of current pipelines is a must, and expert knowledge in GPU domain-specific languages and architecture is required. Yet, compared to previous studies, our approach reduces UE latency for graphical applications by sevenfold. For NFV applications, a GPU application migration between nodes could be done in 1.4 ms. Overall, we consider the approach having the capability to speed the end-to-end edge computing pipeline for use-cases requiring graphics, especially those in MR.
